(54) **Parallel video decoder**

(57) A multiple-video-decoders system has :

memory means for buffering video bitstream received from a transmission channel;
header detection means, coupled to said memory means, for detecting header code in the said video bitstream,
synchronizing means, coupled to the said header detection means, for executing synchronizing of the bitstream, video vertical sync and display signal ;
multiple video decoding modules having a bitstream buffer, video decoder connected to the

bitstream buffer for reconstructing pictures from the video bitstream and decoded video output buffer connected to the video decoder;
transmitting means for multiplexing the input video bitstream from the memory buffer and transferring the multiplexed video bitstream into selected said bitstream buffer of the said multiple video decoders;
a display buffer coupled to the multiple decoded video output buffers.

Fig. 1

EP 0 817 492 A2

Description

BACKGORUND OF THE INVENTION

1.Field of the Invention

The present invention relates generally to a progressive video decoding apparatus for synchronizing the progressive video decoder to the compressed digitized video signal.

2.Related art of the Invention

Currently, there is no known system that is using multiple video decoders for decoding compressed progressive video. Therefore, there is no known prior art on the synchronization of multiple video decoders in a progressive decoder system.

As described above, there lies a problem in that there is no proper synchronization method currently existing for a multiple video decoders system. For a continuous and seamless picture display sequence, the progressive video sync signal used must be synchronized with the input video bitstream from the transmission channel.

The operations of the video decoders must also be properly synchronized to the video bitstream and the progressive video sync signal for input and output purposes. Any improper synchronization will cause underflow or overflow in the video decoders, break in pictures or total system breakdown.

SUMMARY OF THE INVENTION

For the purpose of solving the above described problem, a synchronizing progressive video decoder system according to the present invention comprises means for transmission buffering video bitstream received from a transmission channel, means for detecting header code in the said bitstream, means for synchronizing of the bitstream, video vertical sync and display, multiple video decoding modules consisting of a bitstream buffer, video decoder and decoded video output buffer, means for multiplexing the input video bitstream from the transmission buffer and transferring the multiplexed video bitstream into the selected said bitstream buffer of the said multiple video decoders, means for reconstructing the pictures by multiple video decoders from the said video bitstream, a display buffer having the input coupled to the multiple video decoding modules, means for selection of the bitstream buffers and video decoders and means for multiplexing the decoded video buffers output to the display buffer.

That is the progressive video decoder synchronizes to the input video bitstream from the transmission channel by initiating processing through the detection of sequence start headers of GOP headers from the input video bitstream. The video syncs generator is then enabled and synchronized with the input video bitstream. Activation and deactivation of any of the multiple interlace video decoders is synchronized with the detection of the input video bitstream. Output buffers that are closely coupled to each of the interlace video decoders also have the read and write operations synchronized to each of the interlace video decoders and at the same time synchronized to the progressive video syncs to display seamless moving pictures.

For example each video decoder processes one of three GOP including 30 frames . The GOP comes once every 0.5 second as a bitstream. Each decoder needs about one second for processing such GOP. Further the decoder needs to access the frames before and after the 30 frames ,and then it is preferable to use three decoders.

Thus by the above described method, the present invention produces a progressive video decoder system which is capable of synchronizing the input video bitstream with the progressive video sync signal, operations of each of the multiple video decoders with the progressive video sync signals and output of the video decoders with the sync signal.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a novel synchronization scheme in one embodiment according to the present invention.

Figure 2 is a flow diagram showing the synchronizing processing.

Figure 3 shows the status of the bitstream buffers, video decoders and decoded buffers synchronized with the GOP header detection.

Figure 4 shows the status of the video decoders and decoded buffers output during an abnormal GOP sequence.

PREFERRED EMBODIMENTS

With reference to the drawings, embodiments of the synchronization scheme will be explained hereinafter. Figure 1 shows the configuration of the synchronization scheme for the multiple decoders system. As the video bitstream comes in from a transmission channel, it is buffered by the FIFO memory 1. The FIFO memory 1 buffers the input data so that the Group Of Pictures(GOP) header detector 2 module can control the input bitstream and therefore allows the bitstream input to be multiplexed correctly to the bitstream buffers 6,10,14 in decoder A 5, decoder B 9 and decoder C 13.

The GOP header detector 2 monitors the input bitstream and check for GOP headers. When a GOP header is detected, the GOP header detector 2 will indicate to the synchronization control 4. Assuming, in this case, each GOP contains 30 coded picture frames and the vertical sync occurs 60 times every second, the GOP detector 2 should detect two GOP headers per

second in the bitstream. As each of the video decoder 7, 11 and 15 can only decode 30 frames per second, the bitstream input must be multiplexed and synchronized correctly. Due to the structure of the coded bitstream, about 31 frames is required by each decoder system 5,9,13 for proper decoding of the bitstream..

A flow diagram in Figure 2 shows the typical loop process of the synchronization control 4. The synchronization process begins by checking the GOP header as in step 18. Once the GOP header is detected, the FIFO memory 1 read is disabled as in step 19. The synchronization control then checks the current status of each decoder system 5, 9 13 as in steps 21, 23, 24. Figure 3 shows the status of the modules in the configuration of the synchronization loop. Each column separation indicates the detection of a GOP header. Some status controls changes every detection of a GOP header while others change every two GOP headers detected. The GOP detection and status change is synchronized with the vertical sync from the sync generator 3. The decoded buffers A, B, and C, as indicated by 8, 12 and 16, are read out only one at a time synchronized to the vertical sync and therefore provides a seamless sequence of decoded pictures.

In the case, where at the start of a sequence the first GOP has less pictures than normal, for example 28 pictures, as compared to a normal 30 pictures GOP in the bitstream, some adjustments had to be made to phase lock the synchronized loop. This phase locking is required for the special GOP to prevent the audio and video output from drifting apart from each other and eventually be out of sync with each other after some time. For easier explanation, assume that the decoder A, 7, is decoding a 28 picture GOP. With reference to Figure 4, the video decoder A, 7, process decreased by two picture periods. By the next GOP detection, the decoded buffer A, 8, read and video decoder B, 11, enable period is also decreased by 2 picture periods. This process period decrement propagates down the buffers and decoders until all the modules had their processes decreased by two picture periods each as shown in Figure 4. When the decrement process is completed then the system is locked in synchronization again. Notice that there is a lull period after a decrement of the decoded buffer A, B and C, 8, 12 and 16. During the lull period there is no output to the display memory. When this happens, the display memory will repeat the last input picture and therefore prevent any display blanking from occurring.

The means of the above embodiments and the invention can be realized by a hardware ,for example ,logic circuit ,switching element , or software ,for example ,,computer .

As apparent from the above, by using a novel synchronization scheme in a multiple video decoders system, a high quality progressive video decoder which can decode at high speed and efficiently can be implemented. This allows for future improvements in display and decoding technology.

Claims

1. A multiple-video-decoder system comprising:

memory means for buffering video bitstream received from a transmission channel;
header detection means, coupled to said memory means, for detecting header code in the said video bitstream;
synchronizing means, coupled to the said header detection means, for executing synchronizing of the bitstream, video vertical sync and display signal ;
multiple video decoding modules having a bitstream buffer, video decoder connected to the bitsstream buffer for reconstructing pictures from the video bitstream and decoded video output buffer connected to the video decoder;
transmitting means for multiplexing the input video bitstream from the memory buffer and transferring the multiplexed video bitstream into selected said bitstream buffer of the said multiple video decoders;
a display buffer coupled to the multiple decoded video output buffers.

2. A multiple-video-decoders system according to claim 1, wherein

the said synchronizing means executes controlling for :
selecting bitstream buffer by depending on the said header code and the video vertical sync;
enabling and disabling any of the video decoders;
reconstructing pictures by using video bitstream from the respective bitstream buffers by the video decoders;
storing the reconstructed pictures into decoded video output buffers;
multiplexing data output of the said decoded video output buffers to the display buffer for displaying purposes;
synchronizing the output of the display buffer with the decoding rate of the said multiple video decoders;

3. A medium storing program or programs which can execute the function or functions which are executed by said one or all of said means , wherein the medium can be read by a computer.

Fig. 1

Fig. 2


18 GOP header detected?
NO
YES

19 Stop FIFO read

20 First GOP of Sequence?
YES
NO

21 Read status of decoder system 5

22 Period decrement process

23 Read status of decoder system 9

24 Read status of decoder system 13

Fig. 3

|									
BITSTREAM BUFFER A	Enable	Disable	Enable	Disable	Enable	Disable	Enable	Disable	
VIDEO DECODER A	Disable	Enable	Disable	Enable	Disable	Enable	Disable	Enable	
DECODED BUFFER A	Enable Read	Disable Read	Enable Read	Disable Read	Enable Read	Disable Read	Enable Read	Disable Read	
BITSTREAM BUFFER B	Disable	Enable	Disable	Enable	Disable	Enable	Disable	Enable	
VIDEO DECODER B	Enable	Disable	Enable	Disable	Enable	Disable	Enable	Disable	
DECODED BUFFER B	Disable Read	Enable Read	Disable Read	Enable Read	Disable Read	Enable Read	Disable Read	Enable Read	
BITSTREAM BUFFER C	Disable	Enable	Disable	Enable	Disable	Enable	Disable		
VIDEO DECODER C	Enable	Disable	Enable	Disable	Enable	Disable	Enable	Disable	
DECODED BUFFER C	Disable Read	Enable Read	Disable Read	Enable Read	Disable Read	Enable Read	Disable Read	Enable Read	

Fig. 4

(54) **Parallel video decoder**

(57)   A multiple-video-decoders system has :

memory means for buffering video bitstream
received from a transmission channel;
header detection means, coupled to said memory
means, for detecting header code in the said video
bitstream,
synchronizing means, coupled to the said header
detection means, for executing synchronizing of the
bitstream, video vertical sync and display signal ;
multiple video decoding modules having a bit-
stream buffer, video decoder connected to the
bitsstream buffer for reconstructing pictures from
the video bitstream and decoded video output
buffer connected to the video decoder;

transmitting means for multiplexing the input video
bitstream from the memory buffer and transferring
the multiplexed video bitstream into selected said
bitstream buffer of the said multiple video decoders;
a display buffer coupled to the multiple decoded
video output buffers.

F i g . 1

European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 97 11 0510

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	EP 0 651 579 A (SGS THOMSON MICROELECTRONICS) 3 May 1995 (1995-05-03) * page 3, line 9 - page 4, line 30 * * page 5, line 6 - line 29 * * page 15, line 29 - line 35 * * page 16, line 1 - page 17, line 4 * * abstract; figures 3,8 *	1-3	H04N7/26 H04N7/50
X	EP 0 614 317 A (SONY CORP) 7 September 1994 (1994-09-07) * column 3, line 16 - line 35 * * column 18, line 50 - line 58 * * abstract; figure 1 *	1-3	
X	US 5 510 842 A (PHILLIPS LARRY ET AL) 23 April 1996 (1996-04-23) * column 2, line 25 - line 35 * * column 3, line 35 - column 6, line 25 * * abstract; figures 1,4 *	1-3	
A	CHALLAPALI K ET AL: "GRAND ALLIANCE MPEG-2-BASED VIDEO DECODER WITH PARALLEL PROCESSING ARCHITECTURE" INTERNATIONAL JOURNAL OF IMAGING SYSTEMS AND TECHNOLOGY,US,WILEY AND SONS, NEW YORK, vol. 5, no. 4, page 263-267 XP000565047 Winter 1994 ISSN: 0899-9457 * section III "The GA video decoder hardware architecture" *	1-3	TECHNICAL FIELDS SEARCHED (Int.Cl.6) H04N
A	US 5 267 334 A (CHU KE-CHIANG C ET AL) 30 November 1993 (1993-11-30) * column 9, line 13 - column 10, line 14 * * figure 4 *	1-3	

-/--

The present search report has been drawn up for all claims

Place of search	Date of completion of the search	Examiner
THE HAGUE	21 December 1999	La, V

European Patent Office

EUROPEAN SEARCH REPORT

Application Number

EP 97 11 0510

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication. where appropriate. of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
A	EP 0 635 977 A (BRITISH BROADCASTING CORP) 25 January 1995 (1995-01-25) * the whole document *	1-3	

TECHNICAL FIELDS SEARCHED (Int.Cl.6)

The present search report has been drawn up for all claims

Place of search	Date of completion of the search	Examiner
THE HAGUE	21 December 1999	La, V

CATEGORY OF CITED DOCUMENTS

X : particularly relevant if taken alone
Y : particularly relevant if combined with another document of the same category
A : technological background
O : non-written disclosure
P : intermediate document

T : theory or principle underlying the invention
E : earlier patent document, but published on, or after the filing date
D : document cited in the application
L : document cited for other reasons

& : member of the same patent family, corresponding document

EPO FORM 1503 03 82 (P04C01)

3

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 97 11 0510

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

21-12-1999

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
EP 0651579	A	03-05-1995	FR	2711877 A	05-05-1995
			JP	7184214 A	21-07-1995
EP 0614317	A	07-09-1994	AU	5632394 A	08-09-1994
			CN	1100872 A	29-03-1995
			JP	7023397 A	24-01-1995
			US	5557332 A	17-09-1996
US 5510842	A	23-04-1996	NONE		
US 5267334	A	30-11-1993	AU	657510 B	16-03-1995
			AU	1004092 A	26-11-1992
EP 0635977	A	25-01-1995	GB	2240231 A	24-07-1991
			AT	126958 T	15-09-1995
			DE	69112296 D	28-09-1995
			DE	69112296 T	15-02-1996
			DK	464166 T	02-10-1995
			EP	0464166 A	08-01-1992
			ES	2077841 T	01-12-1995
			WO	9111074 A	25-07-1991
			GB	2268662 A,B	12-01-1994
			GR	3017941 T	29-02-1996
			JP	10174111 A	26-06-1998
			JP	4504040 T	16-07-1992
			US	5640210 A	17-06-1997
			US	5856847 A	05-01-1999

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

4